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Abstract
The compilation of Handel-C programs into net-list descriptions of hardware components has been exten-
sively used in commercial tools but never formally veriﬁed. In this paper, we ﬁrst introduce a variation of
the existing semantic model for Handel-C compilation that is amenable for mechanical proofs and detailed
enough to analyse properties about the generated hardware. We use this model to prove the correctness of
the wiring schema used to interconnect the components at the hardware level and propagate control signals
among them. Finally, we present the most interesting aspects of the mechanisation of the model and the
correctness proofs in the HOL theorem prover.
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1 Introduction
Handel-C [6] is a Hardware Description Language (HDL) based on the syntax of the
C language extended with constructs to deal with CSP-based [4] parallel behaviour
and process communications.
Handel-C’s compilation into hardware components (synthesis) was initially for-
mulated to be used in a hardware/software co-design project [9] and later adopted
by commercial tools [7]. The compilation is based on the fact that the control of
the generated circuits is handled by a pair of handshake signals (start and ﬁnish).
The semantics is based on the assumption that the start signal will be given to a
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circuit only if all the previous circuits have already ﬁnished. A formal model of the
compilation and denotational semantics for the generated hardware has been pro-
posed as a ﬁrst step towards verifying the compilation scheme [10]. The semantics
relies on the concept of state-transformers and uses branching sequences of atomic
hardware actions as its semantic domain.
The aim of this paper is to give an accessible account of the work we have
carried out on wire correctness for Handel-C [11]. By doing so, we deliberately omit
all proofs and consequently many technical details. Given the fact that we focus on
the correctness of the synthesis process, we also exclude any eﬃciency/optimisation
analysis from this work. The rest of the paper is organised as follows: we ﬁrst
propose a reformulation of the semantic domain in [10] in terms of a slightly higher
level semantic domain that allows us to capture parallelism at the sequence level.
We then redeﬁne the semantics in terms of the new domain and prove the existence
of ﬁx-point solutions for the recursive equations. Finally, we deﬁne the concept of
wire-satisﬁability in our model and prove the correctness of the wiring schema used
in the compilation.
2 The semantic model
The existing denotational semantics for the synthesis process [10] is based on the
notion of “branching sequences”, where non-branching sequences denote the execu-
tion of actions in which no information from the persistent part of the state (i.e.,
memory locations) is required. Branching nodes, on the other hand, model a choice
point (such as the condition in a while construct), where the state must be accessed
in order to evaluate the condition. The actual trace of the program is obtained by
keeping track of the updates over the environment and by pruning the branches
that do not get executed. Even though this semantic model was successfully im-
plemented and tested against existing semantics for Handel-C [1,2], our goal is to
achieve a higher degree of conﬁdence in it by means of proving its correctness.
When trying to prove correctness properties about the generated hardware from
the semantics, we observed that the semantics fails to capture the hardware paral-
lelism at the branching sequence level (parallel actions performed combinatorially
in the hardware are “linearised” in the branching sequences). The main drawback
of this feature of the semantics is that most of the properties we are interested in
proving hold at the end of clock cycles. In this context, proving relatively simple
properties (such as that parallel composition is commutative if only state updates
are considered 3 ) showed itself to be very complicated, given the need to establish
the equivalence at synchronous points (i.e., clock cycle edges) that did not occur at
the same depth in the diﬀerent parallel branches.
To overcome this problem, we observed that Handel-C’s synchronous time model
allowed us to group the actions performed on each clock cycle into two disjoint sets:
combinatoric actions (performed before the end of the clock cycle) and sequential
actions (performed at the end of the clock cycle). The idea of grouping similar
3 The wiring of c1|| c2 is diﬀerent than the one for c2|| c1, but their eﬀect over the state is the same.
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actions together is not fully compatible with the tree-like structure used in branch-
ing sequences. In particular, branching conditions are combinatoric actions and we
want to include them in the corresponding set of actions, rather than having them
branching the sequences’ structure. We address this problem by formulating branch-
ing sequences of the form Scond → S1 | S2 (where  stands for the concatenation
operation over Seq) by factorising them into two sequences: S  (cond)⊥ : S1 and
S  (¬cond)⊥ : S2. This observation allows us to turn the semantic domain into a
set of ﬁnite-length linear sequences (this view of the selection construct is consistent
with the one used in other formalisms such as [5]).
A similar problem is encountered when constructs are composed in parallel as
a structured node was generated in the sequence, preempting the actions in the
parallel branches to be collected together. We overcame this problem by introducing
a merge operator that joins the pair of sequences being composed in parallel.
Our new semantic domain is the powerset of sequences of the type:
Deﬁnition 2.1
e ∈ Seq ::= Empty
| Cb P(Action)→ Seq combinatoric behaviour
| Ck P(Action)→ Seq sequential behaviour
The Action type captures the notion of actions that the hardware can perform
together with assertion-like extensions (in the sense of [3]) in order to allow the
veriﬁcations we need over the hardware. More precisely, we deﬁne the Action type
as:
Deﬁnition 2.2
e ∈ Action ::= w w is set to the high value
| w1 ← w2 the value from w2 is transferred to w1
| w1 ∧ w2 the logical and of values in w1 and w2
| var ← val the store location var gets the value val
| (cnd)⊥ cnd must be satisﬁed in the current clock cycle
2.1 Domain operations
We use a trivial extension of the standard concatenation operator  that is capable
of handling our heterogeneous sequences. This deﬁnition allows consecutive nodes
based on the same constructor to be put in sequence and this kind of behaviour is
not suitable in our semantics (we would expect the actions in the two consecutive
nodes of the same kind to be collected in a single set of actions). We solve this
problem by ensuring that the sequences being concatenated using the  operator
avoid the problematic cases (see section 3 for further details).
For the parallel-merge operator unionmulti, the major complication arises from trying to
merge out-of-phase sequences (i.e. a pair of sequences in which the structure is not
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node-wise equal). Even though it would be possible to implement a merge operator
that accounts for this problem (using priorities for example), an operator deﬁned in
such terms will be very diﬃcult to reason about. On the other hand, the deﬁnition
of the function becomes completely symmetric if we can ensure that the sequences
are in-phase:
Deﬁnition 2.3
S1 unionmulti [] = S1
[] unionmulti S2 = S2
(Cb a1 s1) unionmulti (Cb a2 s2) = (Cb a1 ∪ a2 (s1 unionmulti s2))
(Ck a1 s1) unionmulti (Ck a2 s2) = (Ck a1 ∪ a2 (s1 unionmulti s2))
pre inPhase(S1, S2)
2.2 Fix-points
As our semantic function is going to use recursive equations, it is necessary to assure
the existence of an appropriate semantic domain with ﬁx-point solutions to them.
To achieve this goal we extend Seq with a bottom element ⊥ and order our lifted
semantic domain Seq⊥ by the relation 	 below. We prove this ordering to be a
partial order and that the constructors are monotonic with respect to it.
Deﬁnition 2.4
⊥ 	 s ∧ [] 	 [] ∧
(Cb a s1) 	 (Cb a s2)⇔ s1 	 s2 ∧
(Ck a s1) 	 (Ck a s2)⇔ s1 	 s2
We have now to verify that the concatenation function is also monotonic with
respect to 	. We ﬁrst extend  to treat ⊥ as left and right zero. With this extended
deﬁnition, we can easily prove  to be monotonic on its ﬁrst and second arguments
(by structural induction on s1, s2 and s).
We extend the parallel-merge operator to treat ⊥ as zero when it appears in any
of its arguments. We also use ⊥ as the result for the function when the arguments
are out-of-phase, as we need to totalise the functions in order to be able to encode
them in the HOL theorem prover. The proof of right monotonicity for unionmulti is done by
case analysis on the result of unionmulti’s application (after using the right kind of induction).
The proof of unionmulti’s left monotonicity, on the other hand, cannot be performed by
structural induction because the sequences cannot be handled as a pair (the induc-
tion principle must be applied to individual sequences in a sequential way). The
solution is to make the proof by complete induction over the sum of the lengths of
the sequences being merged. This way of proving the theorem is quite laborious, but
allows us to instantiate the inductive hypothesis to the sequences of the right shape
when needed. Following this approach combined with the case analysis mentioned
above, we prove unionmulti left monotonic.
Having shown a suitable partial order over the semantic domain and proved that
all the operators preserve that ordering, we can guarantee that ﬁx-point solutions
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to the recursive equations introduced in the next section exist in our model.
3 Compilation semantics
Using the sequence-based domain deﬁned in the previous section, a denotational
semantics can be given to the translation for any given Handel-C syntactic construct
described in [9]. The semantics is going to be described as a set containing all
possible execution traces for the program being synthesised.
As our hardware model captures the semantics of circuits with loop-back connec-
tions by replicating the appropriate behaviour (i.e., by means of successive syntactic
approximations), we also need to account for the possibility of having an inﬁnite
set of traces. This feature clearly preempts any form of explicit description of the
semantic set, especially if we consider that we are also aiming at mechanically ver-
ifying our approach.
The obvious solution is to ﬁnd a predicate smPred such that we can deﬁne
the semantic function Sm as (Sm c) = {s : Seq⊥ | smPred(c) }. In this context,
inductively deﬁned relations [8] are predicates deﬁned by a set of rules for generating
their elements.We adopt this approach to deﬁne our semantic predicate, taking the
(informal) rules in the compilation schema as the basis for deﬁning the set of rules
for our semantic predicate smPred.
We also need for a way to incorporate the unique pair of wires (start and ﬁnish)
generated for each statement in the program by the compilation process. We do so
by means of the pair of functions πs(c) and πf (c) returning, respectively, the start
and ﬁnish identiﬁers (belonging to the wireId type) for a given circuit c.
3.1 The semantic predicate
The hardware components generated by the synthesis process start their execution
by performing a set of combinatoric actions (essentially to propagate their start
signal to their constituent constructs) and also ﬁnish by carrying out a set of com-
binatoric actions (to propagate the ﬁnish signal appropriately). Even more, these
“before” and “after” combinatoric actions performed by all the circuits are likely
to be executed during the same clock cycle in which the previous circuit was ter-
minating (or the next one is starting). This suggests that these are points in which
the merging of action sets should take place to condense actions of the same type
that happen in the same clock cycle in a single node.
We capture this notion by isolating these special points in the semantics, allowing
us to have greater control over the structure of the sequences and the way in which
they get concatenated/merged. We redeﬁne our semantic predicate to relate a
circuit c with two sets of combinatoric actions: prologue and epilogue (accounting
respectively for actions at the beginning and end of the execution of the circuit)
and a behavioural sequence (capturing the actions being executed in between these
two combinatoric fragments).
On the other hand, the fact that the while construct reduces to pure combina-
toric actions in the case where its condition is false makes its behaviour diﬀerent
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from the the rest of the constructs (that take at least one clock cycle to ﬁnish their
execution). In this sense, we allow smPred to produce two kind of results: mixed,
to capture the semantics of construct involving both combinatoric and sequential
actions (this is our formulation based in the prologue, behavioural sequences and
epilogue mentioned above); and combinatoric, to encode the case in which the se-
mantics involve only actions that are performed within the current clock cycle. We
split the actions in this last type of semantic expression into two, allowing us to
have a prologue and epilogue when we produce the combinatoric type of result. We
formalise this notion by deﬁning the result type:
Deﬁnition 3.1
e ∈ smPredResult ::= Mixed P(Action)→ Seq →P(Action)
| Combin P(Action)→P(Action)
For the remainder of the paper, we will use
[]
and
〈〉
as short-hands for the
Mixed and Combin constructors respectively. In these terms, the semantics of the
delay construct state that its combinatoric prelude only includes a veriﬁcation for
the start wire, while its combinatoric prologue just sets its ﬁnish wire to the high
value. The behavioural part of the circuit just states that it delays its execution for
a single clock cycle (deﬁnition 3.2).
Deﬁnition 3.2 smPred(delay,
[ {(πs(δ))⊥} (Ck {skip}) {πf (δ)}
]
)
The semantics for the assignment construct is very similar but the behavioural
component is modiﬁed to capture the update to the store:
Deﬁnition 3.3
smPred(var = val,
[ {(πs(var = val))⊥} (Ck {var ← val}) {πf (var = val)}
]
)
In the case of constructs c1 and c2 being sequentially composed, the prelude
transfers the start signal from the sequential composition circuit to c1’s start and
also includes c1’s combinatoric prelude (notice here that we are joining at this point
the sequential composition’s and c1’s preludes). The behavioural part comprises
c1’s behaviour followed by a combinatoric set of actions turning the ﬁnish signal
of c1 into c2’s start and performing c2’s prelude, to conclude with c2’s behaviour.
Finally, the sequential composition’s prologue is composed of c2’s prologue and
combinatoric hardware to propagate c2’s ﬁnish signal as the sequential composition’s
one. Deﬁnition 3.4 presents a more formal description of these actions.
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Deﬁnition 3.4
∀ c1, initc1 , seqc1 , linkc1 , c2, initc2 , seqc2 , linkc2 •
smPred(c1,
[
initc1 seqc1 linkc1
]
) ∧ smPred(c2,
[
initc2 seqc2 linkc2
]
)⇒
smPred(c1  c2,[
initc1 ∪ {(πs(c1  c2))⊥ ;πs(c1)← πs(c1  c2)}
seqc1  (Cb (linkc1 ∪ {πs(c2)← πf (c1)} ∪ initc2) seqc2)
(linkc2 ∪ {πf (c1  c2)← πf (c2)})
]
)
We also need to add rules to handle the cases in which one of the constructs
(or both) being composed sequentially only performs combinatoric actions. As an
example, the case in which the ﬁrst construct terminates “immediately” is described
by deﬁnition 3.5.
Deﬁnition 3.5
∀ c1, initc1 , linkc1 , c2, initc2 , seqc2 , linkc2 •
smPred(c1,
〈
initc1 linkc1
〉
) ∧ smPred(c2,
[
initc2 seqc2 linkc2
]
)⇒
smPred(c1  c2,
[
initc1 ∪ {(πs(c1  c2))⊥ ;πs(c1)← πs(c1  c2)} ∪
linkc1 ∪ {πs(c2)← πf (c1)} ∪ initc2
seqc2
(linkc2 ∪ {πf (c1  c2)← πf (c2)})
]
)
The symmetric case (the second construct terminates within the same clock
cycle in which it was started) is described in a similar way and we do not show it
here. The case in which the two constructs being composed in sequence terminate
in the same clock cycle also terminates in a single clock cycle (deﬁnition 3.6).
Deﬁnition 3.6
∀ c1, initc1 , linkc1 , c2, initc2 , linkc2 •
smPred(c1,
〈
initc1 linkc1
〉
) ∧ smPred(c2,
〈
initc2 linkc2
〉
)⇒
smPred(c1  c2,
〈
initc1 ∪ {(πs(c1  c2))⊥ ;πs(c1)← πs(c1  c2)} ∪
linkc1 ∪ {πs(c2)← πf (c1)} ∪ initc2
linkc2 ∪ {πf (c1  c2)← πf (c2)}
〉
)
In the case of the parallel composition of c1 and c2, the combinatoric prelude
propagates the parallel composition’s start signal to c1 and c2 start wires and brings
together their combinatoric preludes. The behavioural component of the semantics
is just constructed by parallel merging c1 and c2’s behavioural sequences. Finally,
the actions in the prologue include the prologues of both c1 and c2, together with
combinatoric logic to generate the ﬁnish signal for the parallel composition when
πf (c1) and πf (c2) are in high.
As with the sequential composition construct, it is also necessary to address the
cases involving the instantaneous termination of the constructs being composed in
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parallel. We omit these rules (together with the ones handling the selection and
communication constructs) due to space constraints.
The semantics for the while construct needs to provide rules for handling the
two possible outcomes of the evaluation of the condition. The ﬁrst rule accounts
for the case when the condition is false and the while terminates immediately
(deﬁnition 3.7).
Deﬁnition 3.7
∀ c, body • smPred(c ∗ body, 〈{(πs(c ∗ body))⊥ ; ((¬c))⊥}{πf (c ∗ body)}
〉
)
When the condition holds, the traditional notion of syntactic approximations [12]
is applied. We provide two rules for the approximation: a base case capturing the
ﬁrst approximation to the solution (by means of a single execution of the while’s
body) and another one to capture the way in which we can construct a longer
approximation from an existing one.
The ﬁrst approximation calculates the semantics of the while’s body, assumes
that the looping-condition does not hold and uses its prologue to signal the while’s
termination (deﬁnition 3.8).
Deﬁnition 3.8
∀ b, initb, seqb, linkb, c •
smPred(b,
[
initb seqb linkb
]
)⇒
smPred(c ∗ b, [{(πs(c ∗ b))⊥ ; (c)⊥ ;πs(b)← πs(c ∗ b)} ∪ initb
seqb
{πs(c ∗ b)← πf (b)} ∪ linkb ∪
{(¬c)⊥ ; (πs(c ∗ b))⊥ ;πf (c ∗ b)← πs(c ∗ b)}
]
)
The ﬁnal rule for the while construct is meant to extend an existing approxima-
tion (generated either by the basic rule above or by previous applications of itself).
The approximation is constructed by appending one expansion of the body and
the proper linking combinatoric action in front of the approximation’s behavioural
sequence (deﬁnition 3.9).
Deﬁnition 3.9
∀ b, initb, seqb, linkb, initapprox, seqapprox, linkapprox, c •
smPred(b,
[
initb seqb linkb
]
) ∧
smPred(c ∗ b, [initapprox seqapprox linkapprox
]
)⇒
smPred(c ∗ b, [initapprox
seqapprox  (Cb ({(c)⊥ ; (πs(c ∗ b))⊥ ;πs(b)← πs(c ∗ b) ;
πs(c ∗ b)← πf (b)} ∪ linkapprox ∪ initb) seqb)
linkapprox
]
)
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We use the approximation-based principle deﬁned above to give semantics to
the input and output primitives. In this particular case, we need two rules per
constructor because the approximation part of inputs and outputs only requires
waiting for a clock cycle and retrying the communication (the equations for while
are more complicated given the fact that we require to include the body’s semantics
on each approximative step). In providing the semantics for input and output, we
need to address the diﬀerent parts involved in the communication. We use ch? , ch!
and ch to denote the reading, writing and bus (the physical means by which the
value being communicated is transmitted) components in the communication over
channel ch.
In particular, the base case for the inputting construct uses its prelude to state
the presence of the reading component and requests the presence of the writing part
(by means of an assertion). If this is the case, the behavioural part of the semantics
updates the store according to the value being transmitted over the channel. The
actions in the prologue are used to establish the generation of the ﬁnish signal
(deﬁnition 3.10).
Deﬁnition 3.10
(∀ chan, var •
smPred(chan? var,
[{(πs(chan? var))⊥; chan? ; (chan!)⊥}
(Ck {var ← chan})
{πf (chan? var)}
]
))
The rule deﬁning the approximations when the writer is not ready to communi-
cate just assert the proper condition in the combinatoric prelude ((¬chan!)⊥) and
adds a one clock delay and appropriate combinatoric actions in front of the existing
approximation (deﬁnition 3.11).
Deﬁnition 3.11
(∀ chan, var, initapprox, seqapprox, linkapprox •
smPred(chan? var,
[
initapprox, seqapprox, linkapprox
]
)⇒
smPred(chan? var,
[
initapprox
(Ck {} (Cb initapprox ∪ {πs(chan? var)} seqapprox)),
linkapprox
]
))
Note that all the approximations constructed by this rule conclude with a suc-
cessful communication (to see why, consider that the base case for the communica-
tion primitives is a successful one, and the fact that all approximations will just add
“failing” communication behaviour in front of this successfully terminating trace).
This fact is the key factor we use to order approximations (see section 2.2) as the
“successful termination” part of the sequence is turned into ⊥ by the prune func-
tion if the construct should not terminate its execution at this moment of execution
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(i.e., the approximation has not yet reached the ﬁx-point solution and, hence, the
assertion stating the terminating condition to hold cannot be satisﬁed).
Finally, the base case for the output construct is similar to the one for input,
but it inverts the roles in the combinatoric prelude (it establishes the presence of
the writer and asserts the readiness of the reader). Its behavioural part is also
diﬀerent as it has to assign the value being transmitted to the appropriate channel
(deﬁnition 3.12).
Deﬁnition 3.12
(∀ chan, val •
smPred(chan! val,
[{(πs(chan! val))⊥; chan! ; (chan?)⊥ ; chan← val}
(Ck {Skip})
{πf (chan! val)}
]
))
The rule capturing the inductive approximations to the output construct using
the same approach introduced for the input approximative solution is as described
by deﬁnition 3.13.
Deﬁnition 3.13
(∀ chan, val, initapprox, seqapprox, linkapprox •
smPred(chan! val,
[
initapprox seqapprox linkapprox
]
)⇒
smPred(chan! val,
[
initapprox
(Ck {Skip} (Cb initapprox ∪ {πs(chan! val)} seqapprox)),
linkapprox
]
))
Having reformulated the semantic predicate smPred, we still need to provide
a way to use it in the deﬁnition of our semantic function Sm. Considering the fact
that the prelude and prologue components of the semantic predicate are just sets of
combinatoric actions, we deﬁne the semantic function for a given syntactic construct
c as:
Deﬁnition 3.14
Sm c = {s | ∃initc, seqc, linkc •
(smPred(c,
[
initc seqc linkc
]
)⇒ (s = (Cb initc seqc) (Cb linkc))) ∧
(smPred(c,
〈
initc linkc
〉
)⇒ (s = (Cb initc ∪ linkc)))}
3.2 Consistency considerations
Our deﬁnition of the semantic function relies on the sequences produced to have
certain properties in order to satisfy the preconditions imposed by the operations
in our semantic domain. The concatenation function requires the behavioural se-
quences produces by smPred to have the pattern (Cb a1 s)  (Cb an) for sets of
J.I. Perna, J. Woodcock / Electronic Notes in Theoretical Computer Science 240 (2009) 201–219210
combinatoric actions a1 and an and a sequence s. Even more, we need to ensure that
the sequences produced by the semantics are inPhase to ensure a safe application
of the merge operator.
The methodology we use to ensure the satisfaction of these requirements is as
follows: we ﬁrst deﬁne a suitable subset of the sequences in our semantic domain and
prove that the properties mentioned above hold for any element in this subset. Then
we prove that all the sequences produced by the semantic predicate belong to this
subset, ensuring that the semantic function also satisﬁes the required conditions.
3.2.1 Clock-Bound sequences.
Given the properties we need to satisfy, we observed that all instances of s above
should have their boundaries (i.e., ﬁrst and last elements) based on the Ck construc-
tor. Moreover, s should alternate (there shouldn’t be two consecutive applications
of the same constructor). The predicate ckBnd captures this notion by means of
the inductive deﬁnition:
Deﬁnition 3.15
(∀ cka ∈P(Action) • ckBnd(Ck cka) ∧
(∀ cka, ca ∈P(Action), s ∈ Seq • ckBnd(s)⇒ ckBnd(Ck cka (Cb ca s)))
We also need to show that any pair of sequences satisfying the ckBnd property
is also inPhase. The alternation-nature of ckBnd sequences also guarantees the
satisfaction of this requirement, allowing us to prove:
Lemma 3.16
∀ s1, s2 ∈ Seq • ckBnd(s1) ∧ ckBnd(s2)⇒ inPhase(s1, s2)
3.2.2 The semantic predicate only generates clock-bounded sequences.
We need to show that all behavioural sequences generated by smPred belong to
ckBnd subtype. To do so, we ﬁrst need two lemmas proving that the semantic
domain operators preserve the ckBnd property. Regarding the application of 
to clock-bounded sequences, it is not possible to prove that the concatenation of
two ckBnd sequences is still a clock-bounded sequence (it is not even possible to
apply  as the arguments do not satisfy its precondition). On the other hand, it is
possible to prove that:
Lemma 3.17
∀ s1, s2 ∈ Seq, a ∈P(Action) •
ckBnd(s1) ∧ ckBnd(s2)⇒ ckBnd(s1  (Cb a s2))
This result is strong enough to aid us in the proof of smPred’s preservation
of the ckBnd property. In fact, it is easy to observe that the way in which the
concatenation function is applied in the above lemma is the only way in which the
function is applied in smPred’s deﬁnition.
The proof of the lemma stating unionmulti’s monotonicity with respect to the ckBnd
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property is very complicated. The complication arises because of the way in which
the ckBnd’s induction principle has to be applied (i.e., in sequential order) together
with unionmulti’s deﬁnition. In order to overcome this problem, we capture unionmulti’s behaviour in
the inductive predicate parMerge and prove it equivalent to unionmulti.
The main advantage of the predicate-based form of unionmulti is that it provides an in-
duction principle, allowing us to conduct proofs by induction on the merge operator
rather than on sequences or its properties. We then state that parMerge preserves
the ckBnd property:
Lemma 3.18
∀ s1, s2, res ∈ Seq •
ckBnd(s1) ∧ ckBnd(s2) ∧ parMerge(s1, s2, res)⇒ ckBnd(res)
We use our equivalence result to show the lemma above also holds for unionmulti:
Lemma 3.19
∀ s1, s2, res ∈ Seq • ckBnd(s1) ∧ ckBnd(s2)⇒ ckBnd(s1 unionmulti s2)
The two main lemmas of this section allow us to prove that the behavioural
sequences generated by smPred belong to the subset of Seq induced by ckBnd:
Theorem 3.20
ckBndseqc  ∀ c ∈ Contructs; initc, linkc ∈P(Action); seqc ∈ Seq •
smPred(c, (
[
(initc seqc linkc)
]
)⇒ ckBnd(seqc)
This ﬁnal result ensures that the operators in the semantic domain are always
applied within their deﬁnition domain by the semantic predicate.
3.3 Pruning
So far we have described the semantics of the translation from Handel-C into net-
lists as a (possibly inﬁnite) set of ﬁnite-length sequences. In order to complete the
semantic description of the generated circuits, we need to ﬁnd (if it exists) a single
sequence that speciﬁes the actual execution path and outcome of the program being
synthesised.
As in [10], we deﬁne two auxiliary functions: ΔEnv : env→ Action→ env and
flattenEnv : env → env. The former updates the environment according to the
action passed as argument by means of rewriting the appropriate function using
λ-abstractions. In the particular case of skip, ΔEnv treats it as its unit value and
returns the same environment. On the other hand, flattenEnv is meant to be used
to generate a new environment after a clock cycle edge. In particular, it ﬂattens all
wire values (to the logical value false), resets the channel values to the undeﬁned
value and advances the time-stamp by one unit.
We deﬁne the execution of sets of hardware actions by means of the predicate
exec : env×P(Assertion)→ (env,P(Assertion)) by means of the following rules:
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s = {}
exec(e, s) = (e, {})
s = {} ∧ a ∈ s
exec(e, s) = exec(ΔEnv(e, a), s− {a})
We also need to be able to handle assertions, so we introduce the function
sat⊥ : env×P(Assertion)→ bool deﬁned as sat⊥(e, set) = ∀ a ∈ set • holds(a, e),
where holds(a, e) is true iﬀ the assertion a is true in the environment e.
As we are dealing with sets of actions and assertions on each node of our se-
quences, we need to deﬁne the collective eﬀect of this heterogeneous set of actions
over the environment. The ﬁrst diﬃculty we face when deﬁning how a set of actions
is going to be executed is that the initial order between actions and conditions has
been lost. This is, however, not a problem if we consider that assertions and con-
trol ﬂow conditions refer only to the present value of the memory and all variables
preserve their values during the whole clock cycle. This fact makes the evaluation
of assertions and control ﬂow decisions independent of the combinatoric actions
performed in parallel with them and they can be evaluated at any time.
From the observation above, we split the set of actions into the disjoint sets of
assertions (As) and the remaining “unconditional actions” (HAs). The partition
into As/HAs is induced over the set of actions by means of the functions ∇As and
∇HAs. Also from the observations above, we know that control-ﬂow assertions can
be evaluated at any time, and that wire-correctness assertions must be evaluated
after HAs, allowing us to establish the following order of evaluation: HAs ≺ As.
Taking advantage of the execution order outlined above, we can introduce the
function setExec : env×P(Action)→ (env ∪ ⊥) deﬁned by the following rule 4 :
enew = exec(e,∇HA(s)) ∧ sat⊥(enew,∇A(s))
setExec(e, s) = enew
In turn, the above functions can be used to deﬁne a single-node execution func-
tion for sequences seqExec : env× Seq → ((env, Seq⊥) ∪ {(env,}). The simplest
case is successful termination (i.e., when the sequence we are trying to execute is
empty), captured by the rule:
seq = []
seqExec(e, seq) = (e,)
The next case captures the execution of a sequence that begins with a set of
actions containing unsatisﬁable conditions (the symmetric case is similar and we
omit it here):
∃ ca ∈P(Action), s1 ∈ Seq • seq = (Cb ca s1) ∧ setExec(e, ca) = ⊥
seqExec(e, seq) = (e,⊥)
The case in which it is possible to perform all actions and satisfy all tests within
a combinatoric node is described by the following rule:
4 To keep the presentation compact, we omit the counterpart of this rule that maps all the cases when the
antecedent does not hold to the ⊥ value.
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∃ ca ∈P(Action), s1 ∈ Seq • seq = (Cb ca s1) ∧ setExec(e, ca) = enew
seqExec(e, seq) = (enew, s1)
The counterpart of the above rule (dealing with sequences starting with a clock-
edged block) is as follows:
∃ ca ∈P(Action), s1 ∈ Seq • seq = (Ck ca s1) ∧ setExec(e, ca) = enew
seqExec(e, seq) = (flattenEnv(enew), s1)
Note that the environment needs to be ﬂattened after all actions at the clock
edge have taken place. The ﬂattening can take place only at this point because of
the possibility of having a value being transmitted over a bus (we will lose the value
being transferred if we ﬂatten the environment before updating the store with it).
In order to get the actual execution path (for the case in which the program
terminates) we deﬁne the operator prune : env → P(Seq) → (env,P(Seq⊥)) ∪
{env,} that advances one step at a time over all sequences in the set (using the
function seqExec deﬁned above), updating the environment accordingly and re-
moving unsatisﬁable sequences. To deal with the inﬁniteness of the set, we need
to observe that the sequences in the set can be partitioned into equivalence classes,
grouping together sequences that share the same head. In particular, the “inﬁnite-
ness” is brought to the set by the approximation chains used in the semantics for
circuits with loop-back wiring. The way in which the approximations are con-
structed forces all of them to share the same trace of actions and to diﬀer only at
the very last node of each of them. In this way, we have only a ﬁnite number of
equivalence classes (the amount of classes is directly proportional to the branching
in the control ﬂow of the program, which is known to be ﬁnite) at any given time
and the eﬀect of all the sequences in a given class over the environment in the
current clock cycle is the same. Moreover, as Handel-C’s control ﬂow is governed
by boolean conditions, only one of the possible branches is executable at any given
time, making our semantic traces mutually exclusive. From this observation, it fol-
lows that only one of the equivalence classes will remain in the set of traces after
the execution of the combinatoric header (all the other traces with unsatisﬁable
conditions will reduce to bottom and will be removed from the set).
4 Wire-wise Correctness
We are now in a good position to verify the correctness of the wiring schema used
to link the diﬀerent components used at the hardware level. In particular, we are
interested in proving the wire-correctness of the generated hardware by means of
verifying whether (a) the activation signal is propagated from the ﬁnish signal of
the previous circuit; (b) the start signal is given to each component at the right
clock cycle; and (c) the internal wiring of each circuit propagates the control signals
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in the right way and produces the ﬁnish pulse at the right time.
It is worthwhile noting that part of the veriﬁcation is straightforward from the
way in which the compilation is done. In particular, each construct is compiled
into a black box and it is interfaced only through its start and ﬁnish wires. In this
sense, it is impossible for a circuit to be started by any component but the circuit
containing it, preempting the chance of a component c being activated by a random
piece of hardware. After this observation, to prove (a) we only need to prove that
the ﬁnish wire of the appropriate circuit is set to high by the time the subsequent
circuit is started.
Regarding the veriﬁcation of the start signal given at the right time (condition
b), we have already included assertions regarding the start signal in the combinatoric
prelude of all constructs in order to make sure that the circuit receives a start pulse
during the ﬁrst clock cycle of its execution. The remaining aspect of this question
is whether our semantic model of the hardware activates the circuits at the right
clock cycle. Towards this question, the synchronous-time model used in Handel-C
together with the component-based approach used in the compilation allows us to
verify that the timing in our semantic model is equivalent to the one of the generated
hardware. In this context, assuming that the generated hardware implements the
timing model correctly, we only need to verify that the wire-related assertions are
satisﬁed in order to verify (b).
The rest of this section is devoted to verifying the wire-correctness of the hard-
ware based on the observations above. We ﬁrst deﬁne a way of calculating if a given
wire is high within the current clock cycle. We then deﬁne the concept of wire-
satisﬁability capturing the notion of wire-based assertions being true in a given set
of combinatoric actions and use it to prove all the circuits are given the start signal
in the clock cycle they are supposed to be started.
4.1 Wire-transfer closure
The fact that all the combinatoric actions happening at a given clock cycle are
collected together in a set provides enough information to “calculate” which wires
hold the high value in that clock cycle. In fact, the information about a wire holding
the high value can be given either by a single formula (such as πs(c)) or by a chain
of value transfers from other wires (such as {w1 ← w2 ;w2}). In this context, we
deﬁne the notion of a wire in high by means of the isHigh predicate:
Deﬁnition 4.1
∀w1, set • (w1 ∈ set)⇒ isHigh(w1, set)) ∧
∀w1, w2, w3, set • isHigh(w2, set) ∧ isHigh(w3, set) ∧
(w1 ← (w2 ∧ w3) ∈ set)⇒ isHigh(w1, set) ∧
∀w1, w2, set • isHigh(w2, set) ∧ (w1 ← w2 ∈ set)⇒ isHigh(w1, set)
The predicate isHigh captures the notion of a wire w holding the high value
provided the actions in set are executed. From this deﬁnition we were able to prove
some lemmas that will be necessary in the following sections. In particular, if a
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given wire w holds the high value in a given set s, then it still does so in a bigger
set:
Lemma 4.2 isHigh(w, s)⇒ isHigh(w, (s ∪ s1))
It is also possible to prove that any explicit action in the set of actions setting
up a wire w1 to the high value can be replaced by a pair of actions, one setting up
a new wire w2 to the high value and another one to propagate its value into w1:
Lemma 4.3
isHigh(w, s ∪ {w1})⇒ isHigh(w, s ∪ {w2 ;w1 ← w2})
With these results we are able to prove that for any given construct c the prologue
in the semantics always sets its ﬁnish wire πf (c) to high:
Theorem 4.4
smPred(c, (
[
initc seqc linkc
]
))⇒ isHigh(πf (c), linkc) ∧
smPred(c, (
〈
initc linkc
〉
)⇒ isHigh(πf (c), linkc)
This is the ﬁrst result towards proving (a) in the introduction of this section.
In order to complete our veriﬁcation of (a) we introduce a new assertion type
(w1  w2)⊥ deﬁned to hold iﬀ isHigh(w1) ∧ isHigh(w2) holds in a given set
of combinatoric actions. We then modify our semantic predicate to include this
new type of assertions at the places where condition (a) is expected to hold. As an
example, we show the updated version of the semantics for the sequential composi-
tion construct:
Deﬁnition 4.5
∀ c1, initc1 , seqc1 , linkc1 , c2, initc2 , seqc2 , linkc2 •
smPred(c1,
[
initc1 seqc1 linkc1
]
) ∧ smPred(c2,
[
initc2 seqc2 linkc2
]
)⇒
smPred(c1  c2,
[
initc1 ∪ {πs(c1)← πs(c1  c2)}
seqc1  (Cb (linkc1 ∪ initc2 ∪ {πs(c2)← πf (c1)} ∪
{(πf (c1) πs(c2))⊥} seqc2)
linkc2 ∪ {πf (c1  c2)← πf (c2)})
]
)
4.2 Assertion satisﬁability
Having deﬁned the concept of wire being set to high, we need a way to capture the
idea of satisfaction of our assertions regarding wires. In particular, we say that all
the wire-related assertions in a set are satisﬁed iﬀ the predicate wireSAT holds 5 :
Deﬁnition 4.6
wireSAT (s) = ∀w ∈WireIds • (w)⊥ ∈ s⇒ isHigh((w)⊥, s)
5 We replace assertions of the form (w1  w2)⊥ by the equivalent set of assertions {(w1)⊥ ; (w2)⊥},
allowing us to use the simple form of satisﬁability deﬁned before.
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Having the deﬁnition of wire-satisﬁability we can prove that if the hardware
generated from any given syntactic construct c is started, then all the wire-related
assertions in its combinatoric prelude hold:
Theorem 4.7
smPred(c,
[
initc seqc linkc
]
)⇒ wireSAT (initc ∪ {πs(c)}) ∧
smPred(c,
〈
initc linkc
〉
)⇒ wireSAT (initc ∪ {πs(c)})
This result is proving consideration (a) from the previous section: the activation
signal is propagated from the parent/previous circuit into the start signal of the
current one. In fact, even though the above theorem is just stating that it happens
that the right start/ﬁnish signals get the high value in the appropriate clock cycle,
evidence gathered during the proof process showed that the high value actually gets
propagated between them, proving consideration (a) to its full extent. It is also
showing that consideration (b) holds: the start signal is given to each circuit at the
appropriate time (provided that the time models of the hardware compilation are
correct regarding the Handel-C’s semantics).
We also proved that the epilogue set of combinatoric actions satisﬁes wireSAT :
Lemma 4.8
smPred(c,
[
initc seqc linkc
]
)⇒ wireSAT (linkc) ∧
smPred(c,
〈
initc linkc
〉
)⇒ wireSAT (linkc)
Provided that (a) and (b) hold, the veriﬁcation of (c) can be reduced to proving
that the assertions in the behavioural part of the semantic predicate are satisﬁed.
The rationale behind this aﬃrmation is that the base cases for the smPred triv-
ially satisfy (c) while compound circuits can be regarded as placeholders linking
start/ﬁnish wires of diﬀerent components by means of combinatoric actions. The
assertions introduced in order to verify (a) and (b) are, in this context, checking
that those actions are propagating the right value among the diﬀerent involved
components.
In order to verify the behavioural sequences from the semantic predicate we ﬁrst
need to extend the concept of wire-satisﬁability to sequences. We do so by deﬁning
the function wireSATseq as follows:
Deﬁnition 4.9
wireSATseq(⊥) = F ∧ wireSATseq([]) = T
wireSATseq(Cb a s1) = wireSAT (a) ∧ wireSATseq(s1)
wireSATseq(Ck a s1) = wireSATseq(s1)
Before being able to use the wireSATseq function to prove that the wiring is
correct in the behavioural sequences we need to prove two lemmas regarding 
and unionmulti preserving the wire-satisﬁability property for sequences if it holds true for
their arguments. The case of concatenation is straightforward by induction over the
composed sequences:
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Lemma 4.10
wireSATseq(s1  s2)⇔ wireSATseq(s1) ∧ wireSATseq(s2)
To prove the equivalent result for the parallel-merge operator is a very compli-
cated task given the already mentioned lack of an induction principle capable of
handling two sequences as a pair. As we are still within the context of the semantic
predicate (and hence, within the subclass of clock-bounded sequences) we can prove
the easier goal:
Lemma 4.11
wireSATseq(s1) ∧ wireSATseq(s2) ∧ parMerge(s1, s2, res)⇒ wireSATseq(res)
and then use the equivalence between parMerge and unionmulti to deduce the equivalent
result for unionmulti. With these two results, we are able to prove the correctness of the
wiring for the behavioural sequences produced by smPred:
Theorem 4.12
smPred(c,
[
initc seqc linkc
]
)⇒ wireSATseq(seqc)
With the three main theorems of this section, we show that the wiring is cor-
rect (regarding our wire-satisﬁability criteria) for any given construct in the core
language.
5 Conclusions and future work
The main contributions of this work are an improved semantic model for the hard-
ware components synthesised from Handel-C programs and the mechanical veriﬁca-
tion of the wiring schema used to handle the control ﬂow among those components.
This work presents a more abstract semantic domain than the one used in pre-
vious works and allows a better description of the parallelism exhibited by the
synthesised hardware. In particular, we have deﬁned our semantic domain in terms
of a deep embedding of sequences of state-transformers in Higher Order Logic. We
have also established a partial order relationship over the domain and proved the
existence of ﬁx-point solutions to our inductive approximations for recursive con-
structs.
The synthesis process we are formalising is based on the assumption that no
hardware component will be activated unless a precise signal has been given to
it through its interface. We have captured this notion by embedding Handel-C’s
syntactic constructs in HOL and providing a semantic function that maps each con-
struct in the language to its representation in our semantic model. Moreover, the
way in which Handel-C’s synchronous nature is encoded in the model introduces
explicit information about the value held by the wires used to link diﬀerent compo-
nents. We have taken advantage of this feature to formally verify the correctness of
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the wiring schema used in the compilation.
Even though we have proved that each of the hardware components propagate
the control token in the right way, we still need to prove that the hardware gener-
ated by the compilation rules is correct (i.e., semantically equivalent to its original
Handel-C code). This correctness proof will also allow us to discharge the only
assumption of this work: that the timing model of the generated hardware is con-
sistent with the one for Handel-C. Towards this end, our next step is to prove the
existence of an equivalence relationship using the semantic models for Handel-C [2]
and the semantics for the generated hardware presented in this paper.
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